J. Kadlec, F. Albu, et all, "Lattice for FPGAs using logarithmic arithmetic", Electronic Engineering Design Journal, pp. 53-56, July 2002
CONFERENCE PAPERS
C. Paleologu, A. A. Enescu, S. Ciochina, F. Albu, QRD-LSL Adaptive Algorithms Suitable for Fixed-Point Implementation, Proc.IEEE Advanced International Conference on Telecommunications (AICT), pp. 163-167, Venice, Italia, 2009.
F. Albu, J. Kadlec, C. Softley, R. Matousek,, A. Hermanek, A. Fagan, N. Coleman, "Implementation of (Normalized) RLS Lattice on VIRTEX", Field Programmable Logic and Applications, Gordon Brebner and Roger Woods Editors, pp. 91-100
F. Albu, J. Kadlec, A. Fagan, N. Coleman, "Implementation of Error-Feedback RLS Lattice on VIRTEX using logarithmic arithmetic", Advances in Systems Science: Measurement, Circuits and Control, N.E.Mastorakis and L.A.Pecorelli-Peres Editors, 2001
This web site is for facilitating research collaborations and other designated purposes. Copyright and all rights therein are retained by authors or by other copyright holders.